<?xml version='1.0' encoding='utf-8'?>
<mods xmlns="http://www.loc.gov/mods/v3" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" version="3.7" xsi:schemaLocation="http://www.loc.gov/mods/v3 http://www.loc.gov/standards/mods/v3/mods-3-7.xsd">
  <titleInfo>
    <title>SYSTEM-ON-CHIP ARCHITECTURES FOR SIGNAL PROCESSING AND COMMUNICAnONS</title>
  </titleInfo>
  <name>
    <role>
      <roleTerm type="text" authority="marcrelator" authorityURI="http://id.loc.gov/vocabulary/relators" valueURI="http://id.loc.gov/vocabulary/relators/cre">creator</roleTerm>
    </role>
    <namePart>Niu, Sufeng</namePart>
  </name>
  <name authority="wikidata" authorityURI="https://www.wikidata.org" valueURI="https://www.wikidata.org/wiki/Q102339844">
    <role>
      <roleTerm type="text" authority="marcrelator" authorityURI="http://id.loc.gov/vocabulary/relators" valueURI="http://id.loc.gov/vocabulary/relators/ths">advisor</roleTerm>
    </role>
    <namePart>Saniie, Jafar</namePart>
  </name>
  <abstract>System-On-Chip (SOC) is one of the most popular Computer Aided Design (CAD) methodologies in electronic system design. In this research, SOC design is investigated in two different types of applications: i) low cost and power efficient applications; and ii) high performance computing applications. To explore low cost and power efficient design, a microcontroller based wireless medical system is investigated. Two wireless communication protocols for medical applications and patient monitoring are analyzed. In addition, the ZigBee stack developed by TI and a medical amplifier are discussed. For high performance SOC applications, implementations of several matrix operations are examined. An improved fixed-point hardware design of QR decomposition is introduced and optimized for Xilinx FPGAs. A Givens Rotation algorithm is implemented using a folded systolic array and the CORDIC algorithm. This approach is highly suitable for high-speed FPGAs or ASIC designs. It is found that the Xilinx XC5VLX110T FPGA is capable of running the QR decomposition at 246MHz.</abstract>
  <note type="provenance">Submitted by Dana Lamparello (dlampare@iit.edu) on 2012-08-21T19:16:04Z No. of bitstreams: 1 Sufeng Niu MS Thesis.pdf: 1436547 bytes, checksum: 09c452136c0aae40f8e90dc7d527b468 (MD5)</note>
  <note type="provenance">Made available in DSpace on 2012-08-21T19:16:04Z (GMT). No. of bitstreams: 1 Sufeng Niu MS Thesis.pdf: 1436547 bytes, checksum: 09c452136c0aae40f8e90dc7d527b468 (MD5) Previous issue date: 2012-05</note>
  <note type="thesis">M.S. in Electrical Engineering, May 2012</note>
  <originInfo>
    <dateCaptured>2012-04-30</dateCaptured>
  </originInfo>
  <originInfo>
    <dateCreated keyDate="yes">2012-05</dateCreated>
  </originInfo>
  <identifier type="hdl">http://hdl.handle.net/10560/2809</identifier>
  <language>
    <languageTerm type="code" authority="rfc3066">en</languageTerm>
  </language>
  <typeOfResource authority="coar" valueURI="http://purl.org/coar/resource_type/c_46ec">Thesis</typeOfResource>
  <physicalDescription>
    <digitalOrigin>born digital</digitalOrigin>
    <internetMediaType>application/pdf</internetMediaType>
  </physicalDescription>
  <accessCondition type="useAndReproduction" displayLabel="rightsstatements.org">In Copyright</accessCondition>
  <accessCondition type="useAndReproduction" displayLabel="rightsstatements.orgURI">http://rightsstatements.org/page/InC/1.0/</accessCondition>
  <accessCondition type="restrictionOnAccess">Restricted Access</accessCondition>
  <name type="corporate">
    <namePart>ECE / Electrical and Computer Engineering</namePart>
    <affiliation>Illinois Institute of Technology</affiliation>
    <role>
      <roleTerm type="text">Affiliated department</roleTerm>
    </role>
  </name>
</mods>