<?xml version='1.0' encoding='utf-8'?>
<mods xmlns="http://www.loc.gov/mods/v3" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" version="3.7" xsi:schemaLocation="http://www.loc.gov/mods/v3 http://www.loc.gov/standards/mods/v3/mods-3-7.xsd">
  <titleInfo>
    <title>SYSTEM-ON-CHIP FOR RESEARCH IN ULTRASOUNIC SIGNAL PROCESSING AND IMAGING APPLICATIONS</title>
  </titleInfo>
  <name>
    <role>
      <roleTerm type="text" authority="marcrelator" authorityURI="http://id.loc.gov/vocabulary/relators" valueURI="http://id.loc.gov/vocabulary/relators/cre">creator</roleTerm>
    </role>
    <namePart>Gilliland, Spenser</namePart>
  </name>
  <name authority="wikidata" authorityURI="https://www.wikidata.org" valueURI="https://www.wikidata.org/wiki/Q102339844">
    <role>
      <roleTerm type="text" authority="marcrelator" authorityURI="http://id.loc.gov/vocabulary/relators" valueURI="http://id.loc.gov/vocabulary/relators/ths">advisor</roleTerm>
    </role>
    <namePart>Saniie, Jafar</namePart>
  </name>
  <abstract>The Ultrasonic Signal Processing System-On-Chip (USPS) provides real-time signal analysis and image processing for the full range of ultrasound from 20 KHz to 20 MHz. The project aims to make it simple to effectively develop and implement algorithms in embedded software and reconfigurable hardware. This provides the user with an opportunity to explore the full design space including software only, hardware only, and hardware/software co-design. The USPS system provides high speed access to a 12-bit 250 MSPS Maxim MAX1215N ADC controlled by a Xilinx XC5VLX110T FPGA. Access to the ultrasound data and custom coprocessor cores is available through a gigabit Ethernet connection managed by an embedded Linux based operating system running on a Microblaze processor instantiated in the FPGA fabric.</abstract>
  <note type="provenance">Submitted by Dana Lamparello (dlampare@iit.edu) on 2012-08-23T16:39:00Z No. of bitstreams: 2 MS_Thesis-Spenser_Gilliland.pdf: 2067222 bytes, checksum: a77256601e9125f580e65038e79c0729 (MD5) MS_Title_Page-Spenser_Gilliland.pdf: 18889 bytes, checksum: e13d534ce4094a446357fc802a3fa023 (MD5)</note>
  <note type="provenance">Made available in DSpace on 2012-08-23T16:39:00Z (GMT). No. of bitstreams: 2 MS_Thesis-Spenser_Gilliland.pdf: 2067222 bytes, checksum: a77256601e9125f580e65038e79c0729 (MD5) MS_Title_Page-Spenser_Gilliland.pdf: 18889 bytes, checksum: e13d534ce4094a446357fc802a3fa023 (MD5) Previous issue date: 2012-05</note>
  <note type="thesis">M.S. in Computer Engineering, May 2012</note>
  <originInfo>
    <dateCaptured>2012-05-04</dateCaptured>
  </originInfo>
  <originInfo>
    <dateCreated keyDate="yes">2012-05</dateCreated>
  </originInfo>
  <identifier type="hdl">http://hdl.handle.net/10560/2842</identifier>
  <language>
    <languageTerm type="code" authority="rfc3066">en</languageTerm>
  </language>
  <typeOfResource authority="coar" valueURI="http://purl.org/coar/resource_type/c_46ec">Thesis</typeOfResource>
  <physicalDescription>
    <digitalOrigin>born digital</digitalOrigin>
    <internetMediaType>application/pdf</internetMediaType>
  </physicalDescription>
  <accessCondition type="useAndReproduction" displayLabel="rightsstatements.org">In Copyright</accessCondition>
  <accessCondition type="useAndReproduction" displayLabel="rightsstatements.orgURI">http://rightsstatements.org/page/InC/1.0/</accessCondition>
  <accessCondition type="restrictionOnAccess">Restricted Access</accessCondition>
  <name type="corporate">
    <namePart>ECE / Electrical and Computer Engineering</namePart>
    <affiliation>Illinois Institute of Technology</affiliation>
    <role>
      <roleTerm type="text">Affiliated department</roleTerm>
    </role>
  </name>
</mods>